THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s):

Harinath B. Kamepalli, Padmaraj Sanjeevarao, Chang-Jin Park

Assignee:

Sun Microsystems, Inc.

Title:

Scan Chain Verification Using Symbolic Simulation

Serial No.:

10/790,650

Filed:

March 1, 2004

Examiner:

Unknown

Group Art Unit:

Unknown

Docket No.:

SUN040292

Customer No.:

33438

Austin, Texas April 28, 2004

COMMISSIONER FOR PATENTS PO Box 1450 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

Pursuant to 37 C.F.R. § 1.56, § 1.97 and § 1.98, Applicants wish to call the following documents to the attention of the Examiner.

A PTO form 1449 listing these documents is enclosed.

Citation of the above documents shall not be construed as:

- 1. an admission that the documents are necessarily prior art with respect to the instant invention;
- 2. a representation that a search has been made, other than as described above; or
- an admission that the information cited herein is, or is considered to be, material to patentability as defined in § 1.56(b).

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail in an envelope addressed to: COMMISSIONER FOR PATENTS, PO Box 1450, Alexandria, VA 22313-1450, on April 28, 2004.

Attorney for Applicant(s)

Date of Signature

Respectfully submitted,

Michael Rocco Cannatti Attorney for Applicant(s)

Reg. No. 34,791

U.S. Department of Commerce, Patent and Trademark Office					Attorne	Attorney Docket No.		Serial No.		
					SUN04	SUN040292		10/790,650		
INFORMATION DISCLOSURE STATEMENT BY APPLICATED					Applica	Applicant(s)				
(Use several sheets if necessary)					Harinat	Harinath B. Kamepalli et al.				
	MAY 0 3 2004 W					ate	Group	Group		
	72				March	March 1, 2004		Unknown		
			Ū.S	. Patent Schangents						
*Examiner		Document	_				Filing Date			
Initial		Number	Date	Name	Class	Subclass	If Appro	priate		
	AA	6,634,012	10/14/2003	Zhong et al.	716	5				
	AB	6,631,470	10/07/2003	Chang et al.	713	3				
	AC	6,574,762	06/03/2003	Karimi et al.	714	727				
	AD	6,327,687	12/04/2001	Rajski et al.	714	738				
	AE	6,134,689	10/17/2000	Mateja et al.	714	736				
	AF	2003/0204802A1	10/30/2003	Sim	714	726				
	AG	2003/0131298A1	07/10/2003	Rajski et al.	714	738				
	AH	2003/0065996A1	04/03/2003	Shimada et al.	714	718				
	AI	2002/0053057A1	05/02/2002	Rajski et al.	714	738				
	AJ									
	AK									
	 -	1	Forei	gn Patent Documents	•					
	*****						Transl	ation		
		Document	Date	Country	Class	Subclass	Yes	No		
	AL									
	AM	,								
	AN						П			
	AO									
	AP									
	L	OTHER	ART (Including	Author, Title, Date, Pert	inent Pages,	Etc.)				
	AR	Takahashi, Tsuyos (1999) No. 2, pp. 3		Flow and Design Enviro	nment for Sy	ystem LSIs," Hi	tachi Review	Vol. 48		
AS Kurup, Pran, et al., "Mastering HDL for formal verification," Electronics Engineer, May 199							1999			
	AT	http://www.stridge.com/Stridge_articles/atpg_model_oview.html, "Memory ATPG Modeling and Validation Process"								
Examiner	<u>1</u>		Date Conside	ered						
				not citation is in conform this form with your com			line through	citation		

Sheet 2 of 3

U.S. Department of Commerce, Patent and Trademark Office					Attorne	Attorney Docket No.		Serial No.	
					SUN04	SUN040292		0,650	
INFORMATION DISCLOSURE STATEMENT BY APPLICANTE						Applicant(s)			
		(Use several	sheets if necessary)		Harinat	th B. Kamepalli	et al.		
						Filing Date		Group	
	March 1, 2004							Unknown	
			· U.S	. Patent Documento	Alti				
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate		
	AA								
	AB								
	AC								
	AD								
	AE								
	AF	,							
	AG								
	AH								
	AI								
	AJ								
	AK								
			Foreig	gn Patent Documents					
		•					Transl	Translation	
		Document	Date	Country	Class	Subclass	Yes	No	
	AL								
	AM								
	AN								
	AO								
	AP								
		OTHE	R ART (Including	Author, Title, Date, Pe	ertinent Pages,	Etc.)	?		
	AR http://www.synopsys.com/products/acmgr/innlo/, "Former InnoLogic Systems Products"								
	AS	http://www.synopsys.com/products/acmgr/innlo/espcv.html, "ESP-CV"							
	AT	http://www.synopsys.com/products/acmgr/innlo/esplv.html, "ESP-LV"							
Examiner			Date Conside	red			-376		
*EXAMINE			sidered, whether or r	not citation is in confor this form with your con			line through	citation	

Sheet $\underline{3}$ of $\underline{3}$

U.S. Department of Commerce, Patent and Trademark Office					Attor	Attorney Docket No.		Serial No.	
					SUN	SUN040292		10/790,650	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT					Appl	Applicant(s)			
		(Use several	sheets if necessary)	OLE	Harir	ath B. Kamepalli	et al.		
	(Use several sheets if necessary) Ha					Filing Date Group			
MAY U 3 ZUU4 W March					h 1, 2004	1, 2004 Unkn			
			U.S.	Patent Denuments	RHY				
*Examiner Initial		Document Number	Date			C-halasa	Filing		
Пина	AA	Nulliber	Date	Name	Class	Subclass	If Appro	opriate	
	AB								
	AC		-		-				
	AD								
	AE								
	AF								
	AG			······································					
	AH				1	*			
	AI			· · · · · · · · · · · · · · · · · · ·					
	AJ							<u></u>	
	AK								
	•		Foreig	n Patent Documents	•				
	•						Transl	lation	
		Document	Date	Country	Class	Subclass	Yes	No	
	AL								
***************************************	AM								
	AN								
	AO								
	AP						<u> </u>	<u> </u>	
	т	OTHE	R ART (Including	Author, Title, Date, P	ertinent Page	es, Etc.)			
	AR	http://www.syno	psys.com/products/a	cmgr/innlo/espbv.htm	<u>ıl,</u> "ESP-BV"	,			
-	AS	AS http://www.synopsys.com/products/acmgr/innlo/ckt.html , "CKT"							
AT http://www.synopsys.com/products/acmgr/innlo/casestudy/suncase.html , "Case Study"									
Examiner	1	-	Date Consider	ed					
*EXAMINE	R: Initi	al if reference cons	idered, whether or n	ot citation is in confo	rmance with	MPEP 609; Draw	line through	n citation	
if not in conf	formanc	e and not considere	ed. Include copy of t	his form with your co	mmunication	n to applicant.			